This paper will present a working flow for using design diffing techniques to extract layout structures and perform a geometry analysis flow combined with testing results to find most probable suspects that may cause noticeable yield loss. |
ACCESS THE FULL ARTICLE
No SPIE Account? Create one
Diagnostics
Semiconducting wafers
Diagnostic tests
Electrical breakdown
Failure analysis
Defect detection
Structural design