Presentation + Paper
1 May 2023 Enabling process technologies for advanced logic devices beyond FinFET era
Author Affiliations +
Abstract
This invited talk describes the enabling process technologies for advanced logic devices beyond FinFET era. Gate-all-around (GAA) improves electrostatics over FinFET and enables continuous gate length scaling. Complementary FET (CFET), which is a structure of stacked transistors, is a next candidate architecture for the continuous cell height scaling enablement. Interconnect pitch scaling will also play crucial role for it and go with RC reduction knobs such as Cu damascene extension, post Cu and airgap. For better area usage and performance enhancement, backside power delivery network (PDN) is an attractive option. For these enablement, continuous process and tool advancement is necessary not only on film, etch, lithography and wet, but also on wafer bonding and thinning technologies. We will also review our recent progress in EUV related solutions including self-aligned patterning.
Conference Presentation
© (2023) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Tomonari Yamamoto "Enabling process technologies for advanced logic devices beyond FinFET era", Proc. SPIE 12499, Advanced Etch Technology and Process Integration for Nanopatterning XII, 1249902 (1 May 2023); https://doi.org/10.1117/12.2660290
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Etching

Metals

Extreme ultraviolet

Fin field effect transistors

Transistors

Logic devices

Copper

Back to Top