Paper
8 June 2024 Advanced deep-learning-based chip design enabling algorithmic and hardware architecture convergence
Hedi Qu, Danqing Ma, Zongqing Qi, Ni Zhu
Author Affiliations +
Proceedings Volume 13171, Third International Conference on Algorithms, Microchips, and Network Applications (AMNA 2024); 1317111 (2024) https://doi.org/10.1117/12.3032069
Event: Third International Conference on Algorithms, Microchips, and Network Applications (AMNA 2024), 2024, Jinan, China
Abstract
In order to solve the problems of insufficient computational power and high power consumption of deep learning hardware, the use of deep learning in the field of hardware design is thoroughly investigated, focusing on the design and validation of a hardware gas pedal for Convolutional Neural Networks (CNNs) for target detection. The completeness of the design is ensured by implementing a hardware gas pedal with high computational parallelism using the Verilog HDL language and functional testing using the Universal Verification Methodology UVM. Through module level and system level verification. The experiments confirm the effectiveness of the hardware gas pedal in improving the computational efficiency of the target detection algorithm, contributing valuable insights to the research in the field of deep learning and chip design.
(2024) Published by SPIE. Downloading of the abstract is permitted for personal use only.
Hedi Qu, Danqing Ma, Zongqing Qi, and Ni Zhu "Advanced deep-learning-based chip design enabling algorithmic and hardware architecture convergence", Proc. SPIE 13171, Third International Conference on Algorithms, Microchips, and Network Applications (AMNA 2024), 1317111 (8 June 2024); https://doi.org/10.1117/12.3032069
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Computer hardware

Design

Convolution

Parallel computing

Neural networks

Deep learning

Windows

Back to Top