Paper
6 April 1995 Mixed analog/digital VLSI design and simulation of an adaptive resonance theory (ART) neural network architecture
Juin J. Liou, Ching S. Ho, Christos G. Christodoulou, L. Chan
Author Affiliations +
Abstract
This paper presents a mixed analog/digital circuit design for an adaptive resonance theory (ART) architecture, called the augmented adaptive resonance theory-I neural network (AART1-NN). The circuit is implemented based on the transconductance-mode approach and mixed analog/digital components, in which analog circuits are used to fully incorporate the parallel mechanism of the neural network, whereas digital circuits are used to provide a reduced circuit size as well as more precise multiplication operation. It is shown that the Pspice simulation results of the implemented circuit are in good agreement with the results calculated numerically from the coupled nonlinear differential equations governing the AART1-NN.
© (1995) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Juin J. Liou, Ching S. Ho, Christos G. Christodoulou, and L. Chan "Mixed analog/digital VLSI design and simulation of an adaptive resonance theory (ART) neural network architecture", Proc. SPIE 2492, Applications and Science of Artificial Neural Networks, (6 April 1995); https://doi.org/10.1117/12.205197
Lens.org Logo
CITATIONS
Cited by 1 scholarly publication.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Neural networks

Analog electronics

Differential equations

Digital electronics

Very large scale integration

Multiplexers

Scanning tunneling microscopy

RELATED CONTENT

High-speed low-power analog ASICs for a 3D neuroprocessor
Proceedings of SPIE (March 28 1995)
VLSI implementable parallel stochastic learning algorithm
Proceedings of SPIE (August 11 1995)
Analog CMOS contrastive Hebbian networks
Proceedings of SPIE (September 16 1992)
Design of an analog VLSI chip for a neural network...
Proceedings of SPIE (June 01 1991)

Back to Top