Paper
20 July 1998 High-end low-cost microelectronic fabrication available through MOSIS
Jennifer Peltier, Wes Hansford
Author Affiliations +
Abstract
The MOSIS Service (located at the University of Southern California's Information Sciences Institute) offers a route to obtain custom designed, prototype quantities of ASICs, Multichip Modules (MCMs) and MEMs devices. Over the last few years the service added MIDAS (MCM Interconnect Designers Access Service) for MCM fabrication to the list of standard offerings. Thus a designer can now access domestic, high- volume IC and MCM production lines to obtain low-cost, prototype quantities of both. In addition custom MEMs fabrication is now supported in conjunction with the Microelectronics Center of North Carolina. This unique resource is available to all users including commercial, government and university. The low-cost environment exists via a multi-project environment, where users share the cost of NRE, masks, and fabrication. MOSIS takes care of front end foundry tasks such as data preparation and obtaining masks as well as placing the orders and delivering the finished product. This paper gives a brief overview of the MOSIS service. In addition, it provides an update of the technologies available including, flip-chip MCM fabrication and assembly, 0.35 micron CMOS, bare die bumping, and MEMs technologies.
© (1998) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Jennifer Peltier and Wes Hansford "High-end low-cost microelectronic fabrication available through MOSIS", Proc. SPIE 3328, Smart Structures and Materials 1998: Smart Electronics and MEMS, (20 July 1998); https://doi.org/10.1117/12.320182
Lens.org Logo
CITATIONS
Cited by 1 scholarly publication.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Microelectromechanical systems

Computer aided design

Microelectronics

Prototyping

Semiconducting wafers

CMOS technology

Photomasks

Back to Top