Free-space architecture for an ATM header processing function

Guido A. Maier; Pierpaolo Boffi; Riccardo Melen; Mario Martinelli

doi:10.1117/12.308902

22 May 1998 Free-space architecture for an ATM header processing function

Guido A. Maier, Pierpaolo Boffi, Riccardo Melen, Mario Martinelli

Proceedings Volume 3490, Optics in Computing '98; (1998) https://doi.org/10.1117/12.308902
Event: Optics in Computing '98, 1998, Bruges, Belgium

Abstract

Header Error Control in all-optical ATM switching nodes is discussed. An architecture of an error detection subsystem is designed suitable for free-space parallel optical implementation.

Citation Download Citation

Guido A. Maier, Pierpaolo Boffi, Riccardo Melen, and Mario Martinelli "Free-space architecture for an ATM header processing function", Proc. SPIE 3490, Optics in Computing '98, (22 May 1998); https://doi.org/10.1117/12.308902

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available