Paper
19 July 1999 Ultrahigh-performance image processing architectures for hardware-in-the-loop testing
Allan J. Cantle, Malachy Devlin, Eric Lord
Author Affiliations +
Abstract
Synthetic scene generation systems require huge computational resources to operate on potentially large data sets of information and to interface to advanced sensor technology via current scene projectors. Nallatech Ltd has been focused in the area of low latency hardware and algorithm development for many years. In collaboration with Matra British Aerospace Dynamics UK, minimum latency systems have already been developed offering latency of only several video lines in 3D target scene generation systems. The rapid progression of FPGAs towards 1 million gate devices together with the ever increasing performance of today's DSPs have allowed Nallatech to formulate an architecture that is particularly suited to HWIL systems.
© (1999) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Allan J. Cantle, Malachy Devlin, and Eric Lord "Ultrahigh-performance image processing architectures for hardware-in-the-loop testing", Proc. SPIE 3697, Technologies for Synthetic Environments: Hardware-in-the-Loop Testing IV, (19 July 1999); https://doi.org/10.1117/12.352893
Lens.org Logo
CITATIONS
Cited by 1 scholarly publication.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Digital signal processing

Field programmable gate arrays

Image processing

Particles

Video

Computer architecture

Computing systems

Back to Top