Paper
30 July 2002 Resist thermal flow technique for printing 0.12-μm contact holes
Elise Baylac Boissard, Christophe M. Brault, Jin Wuk Sung
Author Affiliations +
Abstract
Thermal flow process with a PSM reticle was studied here in order to print a 300mm wafer with dense 120nm contact holes patterns (260nm pitch). This technique is accomplished by a feature size shrinkage using a post development bake. Thus larger features than the final etched ones can be printed which helps maintaining a workable process window. The resist used along this study (XP 11016) is particularly designed for thermal reflow applications by some built-in material properties: (1) Tight polymer molecular weight dispersity for good thermal flow control. (2) Optimized PAG characteristics to get good contact holes resolution and wide process window. (3) Additives to keep contact holes profiles through reflow steps. This study presents a method to defined process setting for different pitches using thermal flow and OPC. The effect of post development bake temperature on resist shrinkage, etch resistance and CD shrinkage was evaluated. Different sizing bias, reflow temperature and optical settings were studied in order to choose the best conditions to print dense or isolated features and finally extract the best overlapping results. The settings obtained using an empirical model make possible to print simultaneously 120nm dense and isolated contact holes.
© (2002) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Elise Baylac Boissard, Christophe M. Brault, and Jin Wuk Sung "Resist thermal flow technique for printing 0.12-μm contact holes", Proc. SPIE 4691, Optical Microlithography XV, (30 July 2002); https://doi.org/10.1117/12.474538
Lens.org Logo
CITATIONS
Cited by 1 scholarly publication.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Etching

Photomasks

Resistance

Semiconducting wafers

Data modeling

Optical proximity correction

Photoresist processing

RELATED CONTENT

Combining lithography and etch models in OPC modeling
Proceedings of SPIE (March 31 2014)
Substrate aware OPC rules for edge effect in block levels
Proceedings of SPIE (September 24 2010)
Impact of mask errors on full chip error budgets
Proceedings of SPIE (July 26 1999)
Methodology for a sub 90nm contact layer OPC with DFM...
Proceedings of SPIE (January 27 2005)
193 lithography and RELACS processing for BEOL lithography
Proceedings of SPIE (September 14 2001)

Back to Top