An efficient parallel architecture for MPEG-4 zerotree encoder

Chao Xu; Qing-Yun Shi

doi:10.1117/12.539061

25 September 2003 An efficient parallel architecture for MPEG-4 zerotree encoder

Chao Xu, Qing-Yun Shi

Proceedings Volume 5286, Third International Symposium on Multispectral Image Processing and Pattern Recognition; (2003) https://doi.org/10.1117/12.539061
Event: Third International Symposium on Multispectral Image Processing and Pattern Recognition, 2003, Beijing, China

Abstract

This paper presents a novel parallel hardware architecture for MPEG-4 zerotree encoder. Under the architecture, a parallel processing of multi bit-planes is fulfilled through a preprocess until and multi-encoding units. The preprocess unit consists of mainly a bit-not-and and a bit-or logic circuits. It ensures sufficiently that efficient encoding in each bit-plane is performed independently. Each encoding until uses a fast technique to assign symbols by taking advantage of MPEG-4 zerotree coding symbol alphabet, and to select valid data to output using a ZTR address buffer.

Citation Download Citation

Chao Xu and Qing-Yun Shi "An efficient parallel architecture for MPEG-4 zerotree encoder", Proc. SPIE 5286, Third International Symposium on Multispectral Image Processing and Pattern Recognition, (25 September 2003); https://doi.org/10.1117/12.539061

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available