Paper
1 January 1987 High-Speed Reticle Qualification System
Hirobumi Ishihara, Tokuro Sooma, Morio Misonoo, Kei Takatsu, Kiyohiko Akanuma
Author Affiliations +
Abstract
Wafer steppers play an important role in VLSI production. However, wafer exposure by a stepper requires both a perfect or defect-free reticle and an elaborate resist process. When a reticle is produced by mask shop its perfection or pattern integrity is guarantteed with a reticle inspection system. When introduced and used in the VLSI production, however, the reticle sometimes becomes defective due to falling particles and/or chrominum peel-off caused by inadequate reticle cleaning. Even with a pellicle, the reticle gets contaminated with dusts caused by careless handling. Therefore, the in-situ reticle inspection or reticle qualification is necessary to secure the exposure of product wafers.
© (1987) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Hirobumi Ishihara, Tokuro Sooma, Morio Misonoo, Kei Takatsu, and Kiyohiko Akanuma "High-Speed Reticle Qualification System", Proc. SPIE 0772, Optical Microlithography VI, (1 January 1987); https://doi.org/10.1117/12.967057
Lens.org Logo
CITATIONS
Cited by 2 scholarly publications.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Inspection

Semiconducting wafers

Reticles

Defect detection

Very large scale integration

Photomasks

Wafer testing

RELATED CONTENT

EUVL reticle defectivity evaluation
Proceedings of SPIE (March 17 2009)
Wafer plane inspection with soft resist thresholding
Proceedings of SPIE (October 17 2008)
Defect dispositioning in a reticle qualification process
Proceedings of SPIE (March 11 2002)
Wafer fab mask qualification techniques and limitations
Proceedings of SPIE (October 20 2006)

Back to Top