Paper
13 March 2013 High-speed area-efficient and power-aware multiplier design using approximate compressors along with bottom-up tree topology
Jieming Ma, Ka Lok Man, Nan Zhang, Sheng-Uei Guan, Taikyeong Ted. Jeong
Author Affiliations +
Abstract
Estimating arithmetic is a design paradigm for DSP hardware. By allowing structurally incomplete arithmetic circuits to occasionally perform imprecise calculations, higher performance can be achieved in many different electronic systems. By means of approximate compressor design and bottom-up tree topology, this paper presents a novel approach of implementing high-speed, area-efficient and power-aware multipliers. Experimental results are given to show the applicability and effectiveness of our proposed approach.
© (2013) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Jieming Ma, Ka Lok Man, Nan Zhang, Sheng-Uei Guan, and Taikyeong Ted. Jeong "High-speed area-efficient and power-aware multiplier design using approximate compressors along with bottom-up tree topology", Proc. SPIE 8784, Fifth International Conference on Machine Vision (ICMV 2012): Algorithms, Pattern Recognition, and Basic Technologies, 87841Z (13 March 2013); https://doi.org/10.1117/12.2014353
Lens.org Logo
CITATIONS
Cited by 6 scholarly publications.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Capacitance

Digital signal processing

Logic

Transistors

Binary data

Lead

Computer arithmetic

RELATED CONTENT

Trends in merged DRAM-logic computing
Proceedings of SPIE (November 17 2000)
Power comparison of SRT and GST dividers
Proceedings of SPIE (October 02 1998)
Flexible arithmetic and logic unit for multimedia processing
Proceedings of SPIE (December 24 2003)
Combined unsigned and two's complement saturating multipliers
Proceedings of SPIE (November 13 2000)
Arithmetic processor design for the T9000 transputer
Proceedings of SPIE (December 01 1991)
VLSI digital signal processing: some arithmetic issues
Proceedings of SPIE (October 22 1996)

Back to Top