1 October 2005 Application based on dynamic reconfiguration of field-programmable gate arrays: JPEG 2000 arithmetic decoder
Author Affiliations +
Abstract
This paper describes the implementation of a part of the JPEG 2000 algorithm (MQ decoder and arithmetic decoder) on a field-programmable gate array (FPGA) board by using dynamic reconfiguration. A comparison between static and dynamic reconfiguration is presented, and new analysis criteria (spatiotemporal efficiency, logic cost, and performance time) have been defined. The MQ decoder and arithmetic decoder are attractive for dynamic reconfiguration implementation in applications without parallel processing. This implementation is done on an architecture designed to study the dynamic reconfiguration of FPGAs: the ARDOISE architecture. The obtained implementation, based on four partial configurations of the arithmetic decoder, allows one to reduce the number of logic cells significantly (by 57%) in comparison with static implementation.
©(2005) Society of Photo-Optical Instrumentation Engineers (SPIE)
Sophie Bouchoux and El-Bay Bourennane "Application based on dynamic reconfiguration of field-programmable gate arrays: JPEG 2000 arithmetic decoder," Optical Engineering 44(10), 107001 (1 October 2005). https://doi.org/10.1117/1.2075247
Published: 1 October 2005
Lens.org Logo
CITATIONS
Cited by 2 scholarly publications.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Field programmable gate arrays

Logic

Image compression

Optical engineering

Binary data

Parallel processing

Medical imaging

RELATED CONTENT

A CABAC codec of H.264AVC with secure arithmetic coding
Proceedings of SPIE (February 19 2013)
Precision vs. error in JPEG compression
Proceedings of SPIE (October 07 1999)

Back to Top