Dr. James G. Rathmell Profile

Dr. James G. Rathmell

Senior Lecturer at Univ of Sydney

SPIE Involvement:

Author

Proceedings Article | 21 December 2007 Paper

Circuit implementation of a theoretical model of trap centres in GaAs and GaN devices

James Rathmell, Anthony Parker

Proceedings Volume 6798, 67980R (2007) https://doi.org/10.1117/12.758711

KEYWORDS: Electrons, Ionization, Field effect transistors, Transistors, Capacitors, Instrument modeling, Gallium arsenide, Gallium nitride, Control systems, Semiconductors

Read Abstract +

A novel and simple circuit implementation of trap centres in GaAs and GaN HEMTs, MESFETs and HFETs is presented. When included in transistor models it explains the potential-dependent time constants seen in the circuit manifestations of charge trapping, being gate lag and drain overshoot. The implementation is suitable for both time- and harmonic-domain simulations. The trap-centre model is based on Shockley-Read-Hall (SRH)¹ statistics of the trapping process. It also accommodates carrier injection from other important device effects, such as impact ionization and light sensitivity. In the model, the ionization charge of the trap centre is represented by the charge in a capacitor. The potential across the capacitor is proportional to the potential across the region of the trap centre in the semiconductor. It is positive or negative depending on the polarity of the ionization charge - electrons or holes. When included in a transistor model, this potential is added to the gate potential that controls the drain-current description. The capacitor is charged or discharged by two opposing currents that are functions of the ionization potential and temperature: one models charge emission; and the other, which is also controlled by an external potential and injected current, models charge capture. The external potential is typically a linear function of a transistor's terminal potentials. The injection current can model charge generated by light or by holes from impact ionization. The four parameters for the model are simply the signed potential of the trap centre when fully ionized, the time constant for charge emission at a specific temperature, the injection-current sensitivity, and the activation energy of the emission process. The latter is used to predict the temperature dependence of the emission rate. The capture rate is determined within the model by an exponential function of the external potential that controls capture. Thus the model elegantly predicts asymmetry between trap charging and discharging rates. The model accounts for variation in emission and capture rates with temperature, which is shown to vary significantly over typical transistor operating ranges.

Proceedings Article | 11 January 2007 Paper

A high-frequency divider in 0.18 um SiGe BiCMOS technology

Noorfazila Kamal, Yingbo Zhu, Leonard Hall, Said Al-Sarawi, Craig Burnet, Ian Holland, Adnan Khan, Andre Pollok, Justin Poyner, Michael Boers, James Howarth, Adam Lauterbach, Jeffrey Harrison, James Rathmell, Michael Batty, Anthony Parker, Linda Davis, William Cowley, Neil Weste, Derek Abbott

Proceedings Volume 6414, 641408 (2007) https://doi.org/10.1117/12.696294

KEYWORDS: Photomicroscopy, Oscillators, Receivers, Linear filtering, Bandpass filters, Logic, VHF band, Signal detection, Sensors, Digital signal processing

Read Abstract +

Proceedings Article | 5 January 2006 Paper

Characterizing charge trapping in microwave transistors

James Rathmell, Anthony Parker

Proceedings Volume 6035, 60350U (2006) https://doi.org/10.1117/12.638348

KEYWORDS: Thermal effects, Gallium nitride, Transistors, Gallium arsenide, Instrument modeling, Field effect transistors, Data modeling, Microwave radiation, Intermodulation, Time metrology

Read Abstract +

Conference Committee Involvement (2)

Microelectronics: Design, Technology, and Packaging III

5 December 2007 | Canberra, ACT, Australia

Microelectronics: Design, Technology, and Packaging II

12 December 2005 | Brisbane, Australia

Keywords/Phrases

Search In:

Publication Years