KEYWORDS: Field programmable gate arrays, Computer arithmetic, Transform theory, Laser induced plasma spectroscopy, Very large scale integration, Digital signal processing, Visualization, Digital electronics, Integrated circuits, Signal processing
In this work we present some improvements on hardware operators dedicated to the computation of power
operations with fixed integer exponent (x3, x4, . . .) in unsigned radix-2 fixed-point or integer representations.
The proposed method reduces the number of partial products using simplifications based on new identities and
transformations. These simplifications are performed both at the logical and the arithmetic levels. The proposed
method has been implemented in a VHDL generator that produces synthesizable descriptions of optimized
operators. The results of our method have been demonstrated on FPGA circuits.
In this work, we present a tool that generates division hardware units. This generator, called divgen, allows a fast and wide space exploration in circuits that involve division operations. The generator produces synthesizable VHDL descriptions of optimized division units for various algorithms and parameters. The results of our generator have been demonstrated on FPGA circuits.
Access to the requested content is limited to institutions that have purchased or subscribe to SPIE eBooks.
You are receiving this notice because your organization may not have SPIE eBooks access.*
*Shibboleth/Open Athens users─please
sign in
to access your institution's subscriptions.
To obtain this item, you may purchase the complete book in print or electronic format on
SPIE.org.
INSTITUTIONAL Select your institution to access the SPIE Digital Library.
PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.