Number Theoretic Processors, Optical And Electronic

Alan Huang; Joseph W. Goodman

doi:10.1117/12.957470

10 August 1979 Number Theoretic Processors, Optical And Electronic

Alan Huang, Joseph W. Goodman

Proceedings Volume 0185, Optical Processing Systems; (1979) https://doi.org/10.1117/12.957470
Event: 1979 Huntsville Technical Symposium, 1979, Huntsville, United States

Abstract

An inner product processor is presented which is capable of performing 3.3 million inner products a second, where each vector consists of 100 elements each 20 bits wide. This is equivalent to more than 660 million 40 bit arithmetic operations a second. The latency of a particular calculation is 12.3 microseconds. The processor can be constructed entirely from 1024 by 6 bit ROMs with 300 ns cycle times and latchable inputs or outputs. Modular arithmetic is used internally; the input and output are binary. The specifications of the architecture are compatible with the stricter structural requirements needed by an optical implementation.

Citation Download Citation

Alan Huang and Joseph W. Goodman "Number Theoretic Processors, Optical And Electronic", Proc. SPIE 0185, Optical Processing Systems, (10 August 1979); https://doi.org/10.1117/12.957470

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available