Paper
30 July 1982 A 200 Million Operations Per Second (MOPS) Systolic Processor
J. Blackmer, G. Frank, P. Kuekes
Author Affiliations +
Abstract
In building a proof of concept model of a systolic processor, several design issues are resolved. Flexibility is achieved through a hierarchy of software which resides on a host computer and through extensive interface and control hardware. Buffer memories with pro-grammable address generators are provided in the interface. The control system is general enough to support command chaining and loops. Each cell of the systolic array is equipped with its own memory which allows a single cell design to perform a number of algorithms. As a result of designing for flexibility, the system can accommodate a wide variety of algorithms, data representations, and problem dimensions. A useful system computation rate of 200 million operations per second (MOPS) is achieved with a peak rate of 350 MOPS.
© (1982) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
J. Blackmer, G. Frank, and P. Kuekes "A 200 Million Operations Per Second (MOPS) Systolic Processor", Proc. SPIE 0298, Real-Time Signal Processing IV, (30 July 1982); https://doi.org/10.1117/12.932506
Lens.org Logo
CITATIONS
Cited by 14 scholarly publications.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Signal processing

Convolution

Image processing

Data processing

Human-machine interfaces

Algorithm development

Computing systems

RELATED CONTENT

Parallel Architecture For Line-Scanned Images
Proceedings of SPIE (April 21 1986)
Old And New Algorithms For Toeplitz Systems
Proceedings of SPIE (February 23 1988)
Systolic Arrays For Eigenvalue Computation
Proceedings of SPIE (January 04 1986)
Real Time Movement Detection An Algorithm For The...
Proceedings of SPIE (November 01 1989)

Back to Top