Presentation + Paper
23 March 2020 Sequential 3D standard cell 4T architecture using design crenellation and self-aligned MOL for N2 technology and beyond
Pieter Weckx, Bilal Chehab, Julien Ryckaert, Diederik Verkest, Alessio Spessot
Author Affiliations +
Abstract
As traditional pitch scaling is losing steam, 3D logic is being explored to further extend density scaling as an alternative to continued standard cell scaling. This paper will discuss standard cell architectures to be used in a Sequential 3D process where the SoC is comprised out of 2 or more tiers of active CMOS with a given BEOL metal stack per tier. Using backside interconnect metals as standard cell power rails, a smart partitioning of the metal usage within standard cells can be obtained leading to 4 track cell height scaling. A design abstraction using crenelated design is however needed at block level to mitigate via and metal line end conflicts.
Conference Presentation
© (2020) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Pieter Weckx, Bilal Chehab, Julien Ryckaert, Diederik Verkest, and Alessio Spessot "Sequential 3D standard cell 4T architecture using design crenellation and self-aligned MOL for N2 technology and beyond", Proc. SPIE 11328, Design-Process-Technology Co-optimization for Manufacturability XIV, 113280A (23 March 2020); https://doi.org/10.1117/12.2552032
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Metals

Standards development

3D imaging standards

Logic

System on a chip

Back end of line

Semiconducting wafers

Back to Top