Paper
12 October 2023 Mask and reticle acceptance in an ASIC wafer fab
Steven C. Weirauch
Author Affiliations +
Abstract
Application Specific Integrated Circuit (ASIC) wafer fabrication requires short cycle times and manufacturing flexibility; key elements for success in the ASIC market. The speed with which a new design is translated into working devices depends on many factors. One critical factor is mask and reticle inspection and acceptance. An ASIC environment has numerous processes and a constant stream of new devices creating problems in: inspection, pelliclization, storage and tracking. At VLSI Technology, over 100 plates are received each week from several mask suppliers. Our Incoming Photomask QC group is responsible for the inspection, pelliclization, storage and tracking of these plates. It is very easy for defective plates to be shipped, inspections to be missed or for plates to be incorrectly logged and misfiled. Organization, well-defined procedures, proper training and good working relationships with mask suppliers are imperative to insure all plates meet specifications and are released on time. Procedures and techniques used to accomplish this are presented.
© (2023) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Steven C. Weirauch "Mask and reticle acceptance in an ASIC wafer fab", Proc. SPIE 12812, Bay Area Chrome Users Society Symposium 1988, 1281204 (12 October 2023); https://doi.org/10.1117/12.3011938
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
Back to Top