Paper
4 September 1998 Manufacturing multilevel metal CMOS with deuterium anneals for improved hot-carrier reliablility
Isik C. Kizilyalli, G. Abeln, Zhi Chen, Gary R. Weber, F. Register, Edward B. Harris, Sundar Chetlur, G. S. Higashi, M. Schofieled, Sidhartha Sen, B. Kotzias, Pradip K. Roy, Joseph W. Lyding, Karl Hess
Author Affiliations +
Abstract
This paper discuses new experimental findings critical for process integration of deuterium post-metal anneals to manufacturing multi-level metal CMOS integrated circuits. Detailed account of the optimization experiments using the deuterium process is given varying temperature (400 - 450 C), time (0.5 - 5 hr), and ambient (10 - 100% D2). It is shown that the deuterium/hydrogen isotope effect is a general property of MOS wear-out by evaluating many transistor structures from various CMOS technologies. Physical insight into the transistor degradation mechanisms is provided via fundamental STM Si-H(D) desorption experiments and physics based simulations.
© (1998) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Isik C. Kizilyalli, G. Abeln, Zhi Chen, Gary R. Weber, F. Register, Edward B. Harris, Sundar Chetlur, G. S. Higashi, M. Schofieled, Sidhartha Sen, B. Kotzias, Pradip K. Roy, Joseph W. Lyding, and Karl Hess "Manufacturing multilevel metal CMOS with deuterium anneals for improved hot-carrier reliablility", Proc. SPIE 3506, Microelectronic Device Technology II, (4 September 1998); https://doi.org/10.1117/12.323960
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Transistors

Manufacturing

Metals

Molybdenum

CMOS technology

Hydrogen

Integrated circuits

Back to Top