Paper
13 April 2001 Face modeling: a real-time embedded implementation of a stereovision algorithm
Jean-Philippe Zimmer, Johel Miteran
Author Affiliations +
Proceedings Volume 4298, Three-Dimensional Image Capture and Applications IV; (2001) https://doi.org/10.1117/12.424901
Event: Photonics West 2001 - Electronic Imaging, 2001, San Jose, CA, United States
Abstract
The problem to acquire 3D data of human face can be applied in face recognition, virtual reality, and many other applications. It can be solved using stereovision. This technique consistes in acquiring data in three dimensions from two cameras. The aim is to implement an algorithmic chain which makes it possible to obtain a three-dimensional space from two two-dimensional spaces: two images coming from the two cameras. Several implementations have already been considered. We propose a new simple realtime implementation, based on a multiprocessor approach (FPGA-DSP) allowing to consider an embedded processing. Then we show our method which provides depth map of face, dense and reliable, and which can be implemented on an embedded architecture. A various architecture study led us to a judicious choice allowing to obtain the desired result. The real-time data processing is implemented an embedded architecture. We obtain a dense face disparity map, precise enough for considered applications (multimedia, virtual worlds, biometrics) and using a reliable method.
© (2001) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Jean-Philippe Zimmer and Johel Miteran "Face modeling: a real-time embedded implementation of a stereovision algorithm", Proc. SPIE 4298, Three-Dimensional Image Capture and Applications IV, (13 April 2001); https://doi.org/10.1117/12.424901
Lens.org Logo
CITATIONS
Cited by 1 scholarly publication.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Digital signal processing

Image processing

Logic

3D image processing

Cameras

Field programmable gate arrays

Calibration

Back to Top