A new scalable systolic array processor architecture for simultaneous discrete convolution of k different (n x n) filter coefficient planes with a single image plane

Albert T. Wong; J. Robert Heath; Michael E. Lhamon

doi:10.1117/12.476624

7 May 2003 New scalable systolic array processor architecture for simultaneous discrete convolution of k different (n × n) filter coefficient planes with a single image plane

Albert T. Wong, J. Robert Heath, Michael E. Lhamon

Author Affiliations +

Proceedings Volume 5022, Image and Video Communications and Processing 2003; (2003) https://doi.org/10.1117/12.476624
Event: Electronic Imaging 2003, 2003, Santa Clara, CA, United States

Abstract

A new high-performance scalable systolic array processor architecture module is presented which can simultaneously convolute k different (n x n) Filter Coefficient (FC) planes with a single (i x j) pixel Input Image Plane (IP). The architecture will have the capability to simultaneously perform convolution of k different (n x n) FC planes on 600dpi (dot per inch) IPs of size 8½” x 11” at a rate such that k convoluted Output Image (OI) plane pixels are output each system clock cycle for a system clock cycle time of less than 10 nanoseconds. Bit-parallel arithmetic is used and each IP pixel is 8-bits in length and each FC plane coefficient is 6-bits in length. A new pipelined systolic type architecture module is first developed which can generate one convoluted OI plane pixel per system clock cycle using a level of 'r' hardware resources for the case of (n = 5). The architecture is then extended in a scalable and deeper pipelined manner to allow simultaneous convolution of a single IP pixel, with k different (n×n) FC planes for the case of (n = 5), within one system clock cycle, utilizing less than (k × r) hardware resources. Synthesis and post-implementation VHDL simulation results are shown for an experimental model of the architecture which validates the scalability and functionality of the architecture. Simulation results demonstrate the performance of the architecture to be directly proportional to pipeline depth.

Citation Download Citation

Albert T. Wong, J. Robert Heath, and Michael E. Lhamon "New scalable systolic array processor architecture for simultaneous discrete convolution of k different (n × n) filter coefficient planes with a single image plane", Proc. SPIE 5022, Image and Video Communications and Processing 2003, (7 May 2003); https://doi.org/10.1117/12.476624

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available

Members: $17.00

Non-members: $21.00 ADD TO CART

PROCEEDINGS
12 PAGES

DOWNLOAD PAPER SAVE TO MY LIBRARY

GET CITATION

RIGHTS & PERMISSIONS

Get copyright permission Get copyright permission on Copyright Marketplace

KEYWORDS

Convolution

Computer architecture

Clocks

Image processing

Signal processing

Image segmentation

Computer aided design

Show All Keywords

Keywords/Phrases

Search In:

Publication Years