Paper
23 July 1985 Glass Wafer Processing And Inspection For Qualification Of Reticles In A Fineline Wafer Stepper Production Facility
R. T. Hilton, T. E. Zavecz, J. A. Reynolds
Author Affiliations +
Abstract
The concept of VLSI chip fabrication in a step and repeat lithography based facility varies significantly from that of the conventional 1:1 aligner based process. Whereas a 1:1 mask contains over 100 possible chip sites covering a five inch wafer, a 5:1 stepper reticle may contain as few as one chip site per exposure with two to four being more typical. This small reticle array is the stepped across the wafer to fill all possible chip postitions on the wafer. If a printable defect exists on the reticle then the final dis yield will directly experience a loss of anywhere from 25% (four chips per reticle) to 100% (one chip per reticle) of the potential chips in all lots exposed with that reticle.
© (1985) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
R. T. Hilton, T. E. Zavecz, and J. A. Reynolds "Glass Wafer Processing And Inspection For Qualification Of Reticles In A Fineline Wafer Stepper Production Facility", Proc. SPIE 0538, Optical Microlithography IV, (23 July 1985); https://doi.org/10.1117/12.947755
Lens.org Logo
CITATIONS
Cited by 3 scholarly publications and 1 patent.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Semiconducting wafers

Reticles

Inspection

Glasses

Pellicles

Silicon

Photomasks

RELATED CONTENT

NXE pellicle offering a EUV pellicle solution to the...
Proceedings of SPIE (March 18 2016)
Mask technology for 0.18-um device generation
Proceedings of SPIE (July 24 1996)
1996 mask industry quality assessment
Proceedings of SPIE (December 27 1996)
Die To Database Inspection An Effective Method Of...
Proceedings of SPIE (August 20 1986)
Inspection of EUV reticles
Proceedings of SPIE (July 01 2002)

Back to Top