Paper
28 May 2004 Regularities of power consumption in quasi-adiabatic logical gates
Vladimir V. Losev, Victor I. Staroselsky
Author Affiliations +
Proceedings Volume 5401, Micro- and Nanoelectronics 2003; (2004) https://doi.org/10.1117/12.562669
Event: Micro- and Nanoelectronics 2003, 2003, Zvenigorod, Russian Federation
Abstract
Power consumption regularities of the most perspective quasi-adiabatic base logic gates are investigated by method of computer modeling. The effect of abnormal high power consumption in a range of low frequencies is discovered and explained; the method of its neutralization is offered. It is revealed, that in a range of high frequencies energy dissipation in gates decreases at reduction of clock frequency more poorly, than under the law 1 / f . The mechanism of this anomaly is found out. The established laws a power consumption of the base logic gates allow to choose the compromise between power consumption and speed, optimize power characteristics of base gates. It's also allowed to predict their improvement at quality improvement of technology.
© (2004) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Vladimir V. Losev and Victor I. Staroselsky "Regularities of power consumption in quasi-adiabatic logical gates", Proc. SPIE 5401, Micro- and Nanoelectronics 2003, (28 May 2004); https://doi.org/10.1117/12.562669
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
Back to Top