Paper
15 July 2008 A fast event preprocessor for the Simbol-X Low-Energy Detector
Author Affiliations +
Abstract
The Simbol-X1 Low Energy Detector (LED), a 128 × 128 pixel DEPFET array, will be read out very fast (8000 frames/second). This requires a very fast onboard data preprocessing of the raw data. We present an FPGA based Event Preprocessor (EPP) which can fulfill this requirements. The design is developed in the hardware description language VHDL and can be later ported on an ASIC technology. The EPP performs a pixel related offset correction and can apply different energy thresholds to each pixel of the frame. It also provides a line related common-mode correction to reduce noise that is unavoidably caused by the analog readout chip of the DEPFET. An integrated pattern detector can block all invalid pixel patterns. The EPP has an internal pipeline structure and can perform all operation in realtime (< 2 μs per line of 64 pixel) with a base clock frequency of 100 MHz. It is utilizing a fast median-value detection algorithm for common-mode correction and a new pattern scanning algorithm to select only valid events. Both new algorithms were developed during the last year at our institute.
© (2008) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
T. Schanz, C. Tenzer, E. Kendziorra, and A. Santangelo "A fast event preprocessor for the Simbol-X Low-Energy Detector", Proc. SPIE 7011, Space Telescopes and Instrumentation 2008: Ultraviolet to Gamma Ray, 70112V (15 July 2008); https://doi.org/10.1117/12.789410
Lens.org Logo
CITATIONS
Cited by 2 scholarly publications.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Sensors

Light emitting diodes

Field programmable gate arrays

Clocks

Detection and tracking algorithms

Electronics

Field effect transistors

Back to Top