Optimization of the final adder stage of fast multipliers

Sean Laughlin; Sabrina Smith; Paul Zucknick; Earl E. Swartzlander Jr.

doi:10.1117/12.794300

3 September 2008 Optimization of the final adder stage of fast multipliers

Sean Laughlin, Sabrina Smith, Paul Zucknick, Earl E. Swartzlander Jr.

Proceedings Volume 7074, Advanced Signal Processing Algorithms, Architectures, and Implementations XVIII; 70740L (2008) https://doi.org/10.1117/12.794300
Event: Optical Engineering + Applications, 2008, San Diego, California, United States

Abstract

Fast multipliers consist of an array of AND gates, a bit reduction stage, and a final two-operand addition. There are three widely recognized types of fast multipliers: Wallace, Dadda, and reduced area. These multipliers are distinguished by their techniques for the bit reduction stage; however, little research has been invested in the optimization of the final addition stage. This paper presents an approach for investigating the optimal final adder structure for the three types of fast multipliers. Multiple designs are characterized using the Virginia Tech 0.25 μm TSMC standard cell library and Synopsys Design Vision to determine area, power consumption, and critical delay compared with a traditional carry look ahead adder. A figure of merit that includes these measurements is used to compare the performance of the proposed adders. Although this analysis neglects loading, interconnect, and several other parameters that are needed to accurately model the multipliers in a modern VLSI process technology, the results obtained using the figure of merit suggest that the final adder in each of the three fast multipliers can indeed be optimized.

Citation Download Citation

Sean Laughlin, Sabrina Smith, Paul Zucknick, and Earl E. Swartzlander Jr. "Optimization of the final adder stage of fast multipliers", Proc. SPIE 7074, Advanced Signal Processing Algorithms, Architectures, and Implementations XVIII, 70740L (3 September 2008); https://doi.org/10.1117/12.794300

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available

Members: $17.00

Non-members: $21.00 ADD TO CART

PROCEEDINGS
12 PAGES

DOWNLOAD PAPER SAVE TO MY LIBRARY

GET CITATION

RIGHTS & PERMISSIONS

Get copyright permission Get copyright permission on Copyright Marketplace

KEYWORDS

Logic

Picosecond phenomena

Very large scale integration

Multiplexers

Visual process modeling

Capacitance

Computer engineering

Show All Keywords

Keywords/Phrases

Search In:

Publication Years