Paper
12 March 2009 Circuit-topology driven OPC for increased performance/yield ratio
Author Affiliations +
Abstract
A circuit-topology-driven approach to Optical Proximity Correction (OPC) is presented. By tailoring device critical dimension (CD) statistical distribution to the device function in the circuit, and ensuring that the CD distribution stays within the correct (possibly variable) limits during process maturation and other process changes, it can be an effective tool for optimizing circuit's performance/yield tradeoff in high-volume manufacturing. Calibre's proprietary Programmable Electrical Rule Checks (PERC) module is used to recognize the topology. Alternatively, an external static timing tool can be used to identify critical devices.
© (2009) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Edmund Pierzchala, Fedor Pikus, and J. Andres Torres "Circuit-topology driven OPC for increased performance/yield ratio", Proc. SPIE 7275, Design for Manufacturability through Design-Process Integration III, 72751A (12 March 2009); https://doi.org/10.1117/12.814367
Lens.org Logo
CITATIONS
Cited by 1 scholarly publication.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Optical proximity correction

Manufacturing

Clocks

Critical dimension metrology

Ions

Picosecond phenomena

Design for manufacturing

RELATED CONTENT

From poly line to transistor building BSIM models for...
Proceedings of SPIE (March 13 2006)
Yield enhancement with DFM
Proceedings of SPIE (March 14 2012)
DFM methodology for automatic layout hot spot removal
Proceedings of SPIE (May 12 2007)
A primer of physical design for lithographers
Proceedings of SPIE (March 14 2012)

Back to Top