High-definition video display based on the FPGA and THS8200

Jia Qian; Xiubao Sui

doi:10.1117/12.2072452

21 November 2014 High-definition video display based on the FPGA and THS8200

Jia Qian, Xiubao Sui

Proceedings Volume 9296, International Symposium on Optoelectronic Technology and Application 2014: Advanced Display Technology; Nonimaging Optics: Efficient Design for Illumination and Solar Concentration; 92960D (2014) https://doi.org/10.1117/12.2072452
Event: International Symposium on Optoelectronic Technology and Application 2014, 2014, Beijing, China

Abstract

This paper presents a high‐definition video display solution based on the FPGA and THS8200. THS8200 is a video decoder chip launched by TI company, this chip has three 10-bit DAC channels which can capture video data in both 4:2:2 and 4:4:4 formats, and its data synchronization can be either through the dedicated synchronization signals HSYNC and VSYNC, or extracted from the embedded video stream synchronization information SAV / EAV code. In this paper, we will utilize the address and control signals generated by FPGA to access to the data‐storage array, and then the FPGA generates the corresponding digital video signals YCbCr. These signals combined with the synchronization signals HSYNC and VSYNC that are also generated by the FPGA act as the input signals of THS8200. In order to meet the bandwidth requirements of the high‐definition TV, we adopt video input in the 4:2:2 format over 2×10-bit interface. THS8200 is needed to be controlled by FPGA with I²C bus to set the internal registers, and as a result, it can generate the synchronous signal that is satisfied with the standard SMPTE and transfer the digital video signals YCbCr into analog video signals YPbPr. Hence, the composite analog output signals YPbPr are consist of image data signal and synchronous signal which are superimposed together inside the chip THS8200. The experimental research indicates that the method presented in this paper is a viable solution for high‐definition video display, which conforms to the input requirements of the new high‐definition display devices.

Citation Download Citation

Jia Qian and Xiubao Sui "High-definition video display based on the FPGA and THS8200", Proc. SPIE 9296, International Symposium on Optoelectronic Technology and Application 2014: Advanced Display Technology; Nonimaging Optics: Efficient Design for Illumination and Solar Concentration, 92960D (21 November 2014); https://doi.org/10.1117/12.2072452

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available

Members: $17.00

Non-members: $21.00 ADD TO CART

PROCEEDINGS
6 PAGES

DOWNLOAD PAPER SAVE TO MY LIBRARY

GET CITATION

RIGHTS & PERMISSIONS

Get copyright permission Get copyright permission on Copyright Marketplace

KEYWORDS

Video

Field programmable gate arrays

Analog electronics

Clocks

Signal generators

Circuit switching

Image transmission

Show All Keywords

Keywords/Phrases

Search In:

Publication Years