Paper
10 February 2006 Media digital signal processor core design for multimedia application
Peng Liu, Guo-jun Yu, Wei-guang Cai, Qing-dong Yao
Author Affiliations +
Proceedings Volume 6074, Multimedia on Mobile Devices II; 607410 (2006) https://doi.org/10.1117/12.647520
Event: Electronic Imaging 2006, 2006, San Jose, California, United States
Abstract
An embedded single media processor named MediaDSP3200 core fabricated in a six-layer metal 0.18um CMOS process which implemented the RISC instruction set, DSP data processing instruction set and single-instruction-multiple-data (SIMD) multimedia-enhanced instruction set is described. MediaDSP3200 fuses RISC architecture and DSP computation capability thoroughly, which achieves RISC fundamental, DSP extended and single instruction multiple data (SIMD) instruction set with various addressing modes in a unified pipeline stage architecture. These characteristics enhance system digital signal processing performance greatly. The test processor can achieve 32x32-bit multiply-accumulate (MAC) of 320 MOPS, with 16x16-bit MAC of 1280MOPS. The test processor dissipates 600mW at 1.8v, 320MHz. Also, the implementation was primarily standard cell logic design style. MediaDSP3200 targets diverse embedded application systems, which need both powerful processing/control capability and low-cost budget, e.g. set-top-boxes, video conferencing, DTV, etc. MediaDSP3200 instruction set architecture, addressing mode, pipeline design, SIMD feature, split-ALU and MAC are described in this paper. Finally, the performance benchmark based on H.264 and MPEG decoder algorithm are given in this paper.
© (2006) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Peng Liu, Guo-jun Yu, Wei-guang Cai, and Qing-dong Yao "Media digital signal processor core design for multimedia application", Proc. SPIE 6074, Multimedia on Mobile Devices II, 607410 (10 February 2006); https://doi.org/10.1117/12.647520
Lens.org Logo
CITATIONS
Cited by 2 scholarly publications.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Digital signal processing

Signal processing

Multimedia

Logic

Computer architecture

Multiplexers

Video

RELATED CONTENT

IIA a novel method to optimize media instruction set...
Proceedings of SPIE (February 10 2006)
FFT on reconfigurable hardware
Proceedings of SPIE (September 19 1995)
System on chip architecture with media DSP and RISC core...
Proceedings of SPIE (February 10 2006)
Classification of multimedia processors
Proceedings of SPIE (December 21 1998)

Back to Top