Mr. Guillaume Savaton Profile

Guillaume Savaton

at ESEO

SPIE Involvement:

Author

Publications (1)

This will count as one of your downloads.

You will have access to both the presentation and article (if available).

DOWNLOAD NOW

This content is available for download via your institution's subscription. To access this item, please sign in to your personal account.

Email or Username Forgot your username?

Password Forgot your password?

Show

Keep me signed in

No SPIE account? Create an account

Proceedings Article | 19 November 2003 Paper

A customizable hardware implementation of the discrete wavelet transform for embedded applications based on the JPEG2000 standard

Guillaume Savaton, Emmanuel Casseau, Eric Martin, Catherine Lambert-Nebout

Proceedings Volume 5203, (2003) https://doi.org/10.1117/12.512538

KEYWORDS: Discrete wavelet transforms, JPEG2000, Wavelets, Image compression, Signal processing, Image processing, Image resolution, Computer architecture, Clocks, Visualization

Read Abstract +

Embedded image processing systems have to face heavier and heavier constraints in order to cope with the growing complexity of the algorithm and the increasing flexibility required by applications, while fulfilling more and more demanding implementation constraints. With a variety of target application profiles that include digital photography and remote sensing, the JPEG2000 standard is a typical example where complex and scalable techniques have to be implemented into highly integrated platforms. While the electronic system design community has pushed design-by-reuse as a key to manage complexity, providing a reusable hardware arhtiecture for JPEG2000 while preserving the high flexibility required by the wide application space is a major challenge. In this paper, we propose to address this issue by relying on a new class of synthesis tools: high-level synthesis (HLS) tools. HLS allows to specify hardware at a high abstraction level, where a variety of functional and architectural properties can be made customizable, and provides an automatic, constraint-driven architectural refinement flow that allows to generate a detailed register-transfer-level architecture from a behavioral (algorithmic-like) description of a component's behavior. Using a commercial HLS tool, we were able to generate a variety of JPEG2000-compliant discrete wavelet transform architectures, with varying hardware complexity and computation speed, from a single behavioral-level VHDL specification.

My Library

You currently do not have any folders to save your paper to! Create a new folder below.

Folder Name

Folder Description

View contact details

UPDATE YOUR PROFILE

Is this your profile? Update it now.

Sign into your SPIE.org account

Don’t have a profile and want one?

Create an account on SPIE.org

Access to the requested content is limited to institutions that have purchased or subscribe to SPIE eBooks. You are receiving this notice because your organization may not have SPIE eBooks access.*

*Shibboleth/Open Athens users─please sign in to access your institution's subscriptions.

To obtain this item, you may purchase the complete book in print or electronic format on SPIE.org.

ORGANIZATIONAL
Sign in with credentials provided by your organization.

Organizational Username

Organizational Password

Show/Hide Password

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available

Members:

Non-members: ADD TO CART

Keywords/Phrases

Search In:

Publication Years