Low-power is a key technical indicator in the design of the comparator. This article discusses several different designs and techniques for achieving low power consumption. In this article, there are two different ways to achieve the goal. One is to transform the preamplifier of the comparator to realize low energy utilization. Such as using a tail capacitor with dynamic bias or adopting an inverter-based input pair. The other is to redesign the traditional comparator structure. For example, an edge-pursuit comparator and a high-performance dynamic comparator with a new latching stage. Due to the adjustment of different design parameters, the comparator also has advantages in terms of noise, delay, and gain.
Access to the requested content is limited to institutions that have purchased or subscribe to SPIE eBooks.
You are receiving this notice because your organization may not have SPIE eBooks access.*
*Shibboleth/Open Athens users─please
sign in
to access your institution's subscriptions.
To obtain this item, you may purchase the complete book in print or electronic format on
SPIE.org.
INSTITUTIONAL Select your institution to access the SPIE Digital Library.
PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.