IMECAS is developing a silicon photonics process platform based on existing 22nm CMOS platform. Developing this platform requires continuous process optimization and design verification, so the wafer-level test solution presented in this paper plays an extremely important role in process validation and optimization. We design a test station which enables manual and semi-automatic for optical and electro-optical testing of passive and active silicon photonics components and circuits, including waveguides, grating couplers, splitter, photo-detectors, modulators etc. It is compatible with 200mm wafer-level testing and Die-level testing. Meanwhile, it has two coupling ways: horizontal coupling and vertical coupling. The measured repeatability of S-parameters and IV is within 6α.
Access to the requested content is limited to institutions that have purchased or subscribe to SPIE eBooks.
You are receiving this notice because your organization may not have SPIE eBooks access.*
*Shibboleth/Open Athens users─please
sign in
to access your institution's subscriptions.
To obtain this item, you may purchase the complete book in print or electronic format on
SPIE.org.
INSTITUTIONAL Select your institution to access the SPIE Digital Library.
PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.