KEYWORDS: Image sensors, Field programmable gate arrays, Image processing, Imaging systems, Data conversion, Image transmission, Real time imaging, High dynamic range imaging, Image resolution, Image quality
In general, the image processing part is placed on the personal computer (PC) for processing. However, with the amount of data to be processed increases dramatically, the requirement for data processing speed is increasing. Further, a real-time imaging system using Field-Programmable Gate Array (FPGA) is implemented, which is designed for a large-array CMOS camera based on USB3.0 interface. Given the advantages of FPGA parallel processing, this design will implement sensor image processing pipeline (IPP) with the FPGA. At the same time, the high speed storage device double data rate (DDR3) is used in the system to cache image data. A Xilinx FPGA is the core processing unit of the entire system, and it completes all the functional modules, including the CMOS driving, data transmission, real-time image stitching and image caching. FPGA-based IPP and DDR3 frame buffer application can improve the video frame rate. Finally, the imaging experimental results show that the large-array CMOS real-time imaging system has a display resolution of 7920*5432 with a stable frame rate of 8.5 fps, and achieves a good balance between speed and efficiency.
Access to the requested content is limited to institutions that have purchased or subscribe to SPIE eBooks.
You are receiving this notice because your organization may not have SPIE eBooks access.*
*Shibboleth/Open Athens users─please
sign in
to access your institution's subscriptions.
To obtain this item, you may purchase the complete book in print or electronic format on
SPIE.org.
INSTITUTIONAL Select your institution to access the SPIE Digital Library.
PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.