Dr. Haesung Park Profile

Dr. Haesung Park

at SAMSUNG Display Co Ltd

SPIE Involvement:

Author

Publications (1)

This will count as one of your downloads.

You will have access to both the presentation and article (if available).

DOWNLOAD NOW

This content is available for download via your institution's subscription. To access this item, please sign in to your personal account.

Email or Username Forgot your username?

Password Forgot your password?

Show

Keep me signed in

No SPIE account? Create an account

Proceedings Article | 27 April 2023 Presentation + Paper

Deep learning-based automatic defect classification for semiconductor manufacturing

Eunpa Kim, Myungchul Shin, Hee-Jun Ahn, Soyoon Park, Dong-ryul Lee, Haesung Park, Minjung Shin, Dongchul Ihm

Proceedings Volume 12496, 124961H (2023) https://doi.org/10.1117/12.2658638

KEYWORDS: Semiconductor manufacturing, Inspection, Image classification, Scanning electron microscopy, Deep learning, Semiconductors, Classification systems

Read Abstract +

The semiconductor manufacturing process is becoming more complex and time-consuming due to smaller design rules and denser patterns, which inevitably leads to an increase in the number and types of defects. In the past, considerable efforts have been made to classify defects, and this has been implemented at the equipment level. However, in order to enhance the efficiency and productivity of semiconductor process development by automatically classifying random, systematic, and parametric defects according to various process schemes and structures, there is a need for a deep learning-based automatic defect classification technique with a higher degree of freedom and utilization. In this study, we used not only scanning electron microscope images, which have been actively studied, but also optical inspection images at various scales. Deep learning algorithms were evaluated for various layers of memory devices to select the optimal algorithm for each layer, and an accuracy of 94% or more was achieved, even with a small sample size (under 1000), which is critical in the R&D stage. It is expected that this technique will be able to spread and be applied to more diverse layers in the future. By providing faster and more diverse classifications of defects in semiconductor manufacturing processes and ensuring higher consistency through continuous sample size expansion, it is anticipated that this technique will contribute to shortening the development period and improving yield.

My Library

You currently do not have any folders to save your paper to! Create a new folder below.

Folder Name

Folder Description

View contact details

UPDATE YOUR PROFILE

Is this your profile? Update it now.

Sign into your SPIE.org account

Don’t have a profile and want one?

Create an account on SPIE.org

Access to the requested content is limited to institutions that have purchased or subscribe to SPIE eBooks. You are receiving this notice because your organization may not have SPIE eBooks access.*

*Shibboleth/Open Athens users─please sign in to access your institution's subscriptions.

To obtain this item, you may purchase the complete book in print or electronic format on SPIE.org.

ORGANIZATIONAL
Sign in with credentials provided by your organization.

Organizational Username

Organizational Password

Show/Hide Password

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available

Members:

Non-members: ADD TO CART

Keywords/Phrases

Search In:

Publication Years