New method for reducing across chip poly-CD variation with statistical OPC/gauge capability analysis
Zep process optimization for submicron reticle fabrication in high-acceleration voltage writing tool
Feasibility study of manufacturing process and quality control for the new alternating PSM structure
Optimization and scale-down of wafer-based resist strip and rinse processes for photomask production